Sum Codes with Efficient Detection of Twofold Errors for Organization of Concurrent Error-Detection Systems of Logical Devices

Abstract

Developed were new sum codes detecting efficiently twofold errors in the data vectors. A method of constructing concurrent error-detection systems of the logical combination devices with detection of all single malfunctions based on decomposing the outputs into individual groups and checking them with the use of new sum codes was proposed.